

3101, 3101A 16 x 4 BIT HIGH SPEED RAM

- Fast Access Time — 35 nsec max over 0-75°C Temperature Range (3101A)
- Simple Memory Expansion through Chip Select Input — 17 nsec max over 0-75°C Temperature Range (3101A)
- DTL and TTL Compatible — Low Input Load Current: 0.25 mA max
- OR-Tie Capability — Open Collector Outputs
- Fully Decoded — on Chip Address Decode and Buffer
- Minimum Line Reflection — Low Voltage Diode Input Clamp
- Ceramic and Plastic Package — 16 Pin Dual In-Line Configuration

The Intel 3101 and 3101A are high speed fully decoded 64 bit random access memories, organized 16 words by 4 bits. Their high speed makes them ideal in scratch pad applications. An unselected chip will not generate noise at its output during writing of a selected chip. The output is held high on an unselected chip regardless of the state of the read/write signal.


The use of Schottky barrier diode clamped transistors to obtain fast switching speeds results in higher performance than equivalent devices with gold diffusion processes.

The Intel 3101 and 3101A are packaged in either hermetically sealed 16 pin ceramic packages, or in low cost silicone packages, and their performance is specified over a temperature range from 0°C to 75°C.


The storage cells are addressed through an on chip 1 of 16 binary decoder using four input address leads. A separate Chip Select lead allows easy selection of an individual package when outputs are OR-tied.

In addition to the address leads and the Chip Select lead, there is a write input which allows data presented at the data leads to be entered at the addressed storage cells.


PIN CONFIGURATION



LOGIC SYMBOL



BLOCK DIAGRAM



PIN NAMES

D ₁ -D ₄ DATA INPUTS	CS CHIP SELECT INPUT
A ₀ -A ₃ ADDRESS INPUTS	O ₁ -O ₄ DATA OUTPUTS
WE WRITE ENABLE	V _{CC} POWER (+5V)

TRUTH TABLE

CHIP SELECT	WRITE ENABLE	OPERATION	OUTPUT
LOW	LOW	WRITE	HIGH
LOW	HIGH	READ	COMPLEMENT OF WRITTEN DATA
HIGH	LOW	—	HIGH
HIGH	HIGH	—	HIGH

Absolute Maximum Ratings *




Temperature Under Bias:	Ceramic	-65°C to +125°C
	Plastic	-65°C to +75°C
Storage Temperature		-65°C to +160°C
All Output or Supply Voltages		-0.5 to +7 Volts
All Input Voltages		-1.0 to +5.5 Volts
Output Currents		100 mA

***COMMENT:**

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. Characteristics $T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$, $V_{CC} = 5.0\text{V} \pm 5\%$

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS
I_{FA}	ADDRESS INPUT LOAD CURRENT		-0.25	mA	$V_{CC} = 5.25\text{V}$, $V_A = 0.45\text{V}$
I_{FD}	DATA INPUT LOAD CURRENT		-0.25	mA	$V_{CC} = 5.25\text{V}$, $V_D = 0.45\text{V}$
I_{FW}	WRITE INPUT LOAD CURRENT		-0.25	mA	$V_{CC} = 5.25\text{V}$, $V_W = 0.45\text{V}$
I_{FS}	CHIP SELECT INPUT LOAD CURRENT		-0.25	mA	$V_{CC} = 5.25\text{V}$, $V_S = 0.45\text{V}$
I_{RA}	ADDRESS INPUT LEAKAGE CURRENT	10		μA	$V_{CC} = 5.25\text{V}$, $V_A = 5.25\text{V}$
I_{RD}	DATA INPUT LEAKAGE CURRENT	10		μA	$V_{CC} = 5.25\text{V}$, $V_D = 5.25\text{V}$
I_{RW}	WRITE INPUT LEAKAGE CURRENT	10		μA	$V_{CC} = 5.25\text{V}$, $V_W = 5.25\text{V}$
I_{RS}	CHIP SELECT INPUT LEAKAGE CURRENT	10		μA	$V_{CC} = 5.25\text{V}$, $V_S = 5.25\text{V}$
V_{CA}	ADDRESS INPUT CLAMP VOLTAGE	-1.0		V	$V_{CC} = 4.75\text{V}$, $I_A = -5.0\text{ mA}$
V_{CD}	DATA INPUT CLAMP VOLTAGE	-1.0		V	$V_{CC} = 4.75\text{V}$, $I_D = -5.0\text{ mA}$
V_{CW}	WRITE INPUT CLAMP VOLTAGE	-1.0		V	$V_{CC} = 4.75\text{V}$, $I_W = -5.0\text{ mA}$
V_{CS}	CHIP SELECT INPUT CLAMP VOLTAGE	-1.0		V	$V_{CC} = 4.75\text{V}$, $I_S = -5.0\text{ mA}$
V_{OL}	OUTPUT "LOW" VOLTAGE	0.45		V	$V_{CC} = 4.75\text{V}$, $I_{OL} = 15\text{ mA}$ Memory Stores "Low"
I_{CEX}	OUTPUT LEAKAGE CURRENT	100		μA	$V_{CC} = 5.25\text{V}$, $V_{CEX} = 5.25\text{V}$ $V_S = 2.5\text{V}$
I_{CC}	POWER SUPPLY CURRENT	105		mA	$V_{CC} = 5.25\text{V}$, $V_A = V_S = V_D = 0\text{V}$
V_{IL}	INPUT "LOW" VOLTAGE	0.85		V	$V_{CC} = 5.0\text{V}$
V_{IH}	INPUT "HIGH" VOLTAGE	2.0		V	$V_{CC} = 5.0\text{V}$

Typical Characteristics

Switching Characteristics

Conditions of Test:


Input Pulse amplitudes: 2.5V

Input Pulse rise and fall times of
5 nanoseconds between 1 volt
and 2 volts

Speed measurements are made at 1.5 volt levels


Output loading is 15mA and 30 pF

15 mA Test Load




READ CYCLE

Address to Output Delay




Chip Select to Output Delay



WRITE CYCLE

Address to Output Delay



Chip Select to Output Delay



*Outputs of unselected chips remain high during write cycle.

NOTE 1: t_{SR} is associated with a read cycle following a write cycle and does not affect the access time.

A.C. Characteristics $T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$, $V_{CC} = 5.0\text{V} \pm 5\%$

READ CYCLE					
SYMBOL	PARAMETER	3101A		3101	
		LIMITS (ns)		LIMITS (ns)	
		MIN.	MAX.	MIN.	MAX.
t_{S+}, t_{S-}	Chip Select to Output Delay	5	17	5	42
t_{A-}, t_{A+}	Address to Output Delay	10	35	10	60

CAPACITANCE⁽²⁾ $T_A = 25^\circ\text{C}$

C_{IN}	INPUT CAPACITANCE (All Pins)	10 pF maximum
C_{OUT}	OUTPUT CAPACITANCE	12 pF maximum

SYMBOL	TEST	3101A		3101	
		LIMITS (ns)		LIMITS (ns)	
		MIN.	MAX.	MIN.	MAX.
t_{SR}	Sense Amplifier Recovery Time			35	
t_{WP}	Write Pulse Width	25			40
t_{DW}	Data-Write Overlap Time	25			40
t_{WR}	Write Recovery Time	0			5

NOTE 2: This parameter is periodically sampled and is not 100% tested. Condition of measurement is $f = 1\text{ MHz}$, $V_{bias} = 2\text{V}$, $V_{CC} = 0\text{V}$, and $T_A = 25^\circ\text{C}$.

Typical A.C. Characteristics

