

0.003%(Typ)

23µV_{RMS}(Typ)

 $10.5\mu V_{RMS}(Typ)$ -70dB (Typ)

Sound Processor for Car Audio with Built-in High-Voltage Amplifier and 2nd Order Post Filter

BD37069FV-M

General Description

BD37069FV-M is a sound processor developed for car audio with built-in selector of six stereo inputs and output interfaced to ADC after adjusting signal level.

BD37069FV-M has a 6-channel volume circuit and built-in 2nd order post filter which reduces the out-of -band noise. The High-Voltage function is capable to reach up to 5.2V_{RMS} maximum output. Furthermore, the IC is simple to design due to the built-in TDMA noise reduction systems.

Features

- AEC-Q100 Qualified (Note1)
- Built-in differential input selector that can select single-ended / differential input
- Reduce switching pop noise of input gain control due to the built-in advanced switch circuit
- Less out-of-band noise of DAC by built-in 2nd order post filter
- Built-in buffered ground isolation amplifier to achieve high CMRR characteristics
- Built-in TDMA noise reduction circuit reduces the additional components for external filter
- Available to output 5.2V_{RMS} by High-Voltage function (This device is possible to 3.2V_{RMS} output by using another High-Voltage mode, VCCH=11.5V)
- Available to control by 3.3V / 5V for I²C-bus controller
- The input and output terminals are located together to arrange the flow of signal in a same direction making the PCB layout easier and PCB area smaller

(Note 1) Grade 3

Key Specifications^(Note2)

- Total Harmonic Distortion:
- Maximum Input Voltage: 2.1V_{RMS}(Typ) Common Mode Rejection Ratio : 55dB(Min) 5.2V_{RMS}(Typ)
- Maximum Output Voltage:
- Output Noise Voltage:
- Residual Output Noise Voltage:
- Ripple Rejection Ratio:

■Operating Temperature Range: -40°C to +85°C (Note2)These specifications are High-Voltage mode2.

Package

SSOP-B40

W(Typ) x D(Typ) x H(Max) 13.60mm x 7.80mm x 2.00mm



Applications

Car Audio and Other Audio Equipment



Figure 1. Typical Application Circuit

OProduct structure : Silicon monolithic integrated circuit OThis product has no designed protection against radioactive rays

Contents

Features 1 Key Specifications (Noiež) 1 Apackage 1 Applications 1 Applications 1 Typical Application Circuit 1 Contents 2 Pin Descriptions 3 Biock Diagram 4 Absolute Maximum Ratings (Ta=25°C) 5 Therman Resistance (New Towns) 5 Recommended Operating Condition 5 Electrical Characteristics 6 Typical Performance Curve(s) 9 2°C-bus CONTROL SIGNAL SPECIFICATION 11 (1) Electrical specifications and timing for bus lines and I/O stages 11 (2) I ² C-bus FORMAT 12 (3) I ² C-bus Interface Protocol. 12 (4) Slave address 12 (5) Select Address & Data. 13 (6) About power on reset 21 (7) About start-up and power off sequence on IC 21 (2) About start-up and power off sequence on IC 21 (4) Slave address 23 Application Example 23 (7) About start-up and power off sequence on IC 21
Package
Package
Typical Application Circuit 1 Contents 2 Pin Configuration 3 Pin Descriptions 3 Block Diagram 4 Absolute Maximum Ratings (Ta=25°C) 5 Thermal Resistance ^(Note 1) 5 Recommended Operating Condition 5 Electrical Characteristics 6 Typical Performance Curve(s) 9 ² C-bus CONTROL SIGNAL SPECIFICATION 11 (1) Electrical specifications and timing for bus lines and I/O stages 11 (2) I ² C-bus FORMAT 12 (3) I ² C-bus FORMAT 12 (4) Slave address. 12 (5) Select Address & Data 13 (6) About power on reset 21 (7) About start-up and power off sequence on IC 21 (8) About relations of power supply voltage and the DC-bias voltage 22 About aced switch circuit 23 Application Information 31 1) About start-up and power off sequence on IC 21 (8) About relations of power supply voltage and the DC-bias voltage 22 About aced switch circuit 23 Application
Contents 2 Pin Configuration 3 Pin Descriptions 3 Block Diagram 4 Absolute Maximum Ratings (Ta=25°C) 5 Thermar Resistance ^(Note t1) 5 Recommended Operating Condition 5 Electrical Characteristics 6 Typical Performance Curve(s) 9 ² C-bus CONTROL SIGNAL SPECIFICATION 11 (1) Electrical specifications and timing for bus lines and I/O stages 11 (2) I ² C-bus FORMAT 12 (3) I ² C-bus Interface Protocol 12 (4) Slave address 12 (5) Select Address & Data 13 (6) About power on reset 21 (7) About start-up and power off sequence on IC 21 (8) About relations of power supply voltage and the DC-bias voltage 22 About advanced switch circuit 29 Application Example 29 (7) About tradition on 31 (1) Absolute maximum rating voltage 31 (2) About as ignal input tart 31<
Contents 2 Pin Configuration 3 Pin Descriptions 3 Block Diagram 4 Absolute Maximum Ratings (Ta=25°C) 5 Thermar Resistance ^(Note t1) 5 Recommended Operating Condition 5 Electrical Characteristics 6 Typical Performance Curve(s) 9 ² C-bus CONTROL SIGNAL SPECIFICATION 11 (1) Electrical specifications and timing for bus lines and I/O stages 11 (2) I ² C-bus FORMAT 12 (3) I ² C-bus Interface Protocol 12 (4) Slave address 12 (5) Select Address & Data 13 (6) About power on reset 21 (7) About start-up and power off sequence on IC 21 (8) About relations of power supply voltage and the DC-bias voltage 22 About advanced switch circuit 29 Application Example 29 (7) About tradition on 31 (1) Absolute maximum rating voltage 31 (2) About as ignal input tart 31<
Pin Configuration 3 Pin Descriptions 3 Block Diagram 4 Absolute Maximum Ratings (Ta=25°C) 5 Thermal Resistance ^(Mote 1) 5 Recommended Operating Condition 5 Electrical Characteristics 6 Typical Performance Curve(s) 9 ² C-bus CONTROL SIGNAL SPECIFICATION 11 (1) Electrical specifications and timing for bus lines and I/O stages 11 (2) I ² C-bus FORMAT 12 (3) I ² C-bus Herface Protocol 12 (4) Slave address 12 (5) Select Address & Data 13 (6) About power on reset 21 (7) About start-up and power off sequence on IC 21 (7) About relations of power supply voltage and the DC-bias voltage 22 About advanced switch circuit 23 Application Example 28 OE quivalence Circuit 29 Application Information 31 1) Absolut a signal input part. 31 1) About output part. 31
Pin Descriptions 3 Block Diagram 4 Absolute Maximum Ratings (Ta=25°C) 5 Thermal Resistance ^(Note 1) 5 Recommended Operating Condition 5 Electrical Characteristics 6 Spical Performance Curve(s) 9 ² C-bus CONTROL SIGNAL SPECIFICATION 11 (1) Electrical specifications and timing for bus lines and I/O stages 11 (2) I ² C-bus FORMAT 12 (3) I ² C-bus Interface Protocol. 12 (4) Slave address 12 (5) Select Address & Data 13 (6) About power on reset 21 (7) About start-up and power off sequence on IC 22 About advanced switch circuit 23 Application Example 28 Application Information 31 1) About a signal input part. 31 1) About output load characteristics. 31 4) About HIVOLB terminal(20pin) when power supply is off. 32 5) About signal input terminals 32 6) About there-pin short to VCCH 32
Block Diagram 4 Absolute Maximum Ratings (Ta=25°C) 5 Thermal Resistance ^(Note 1) 5 Recommended Operating Condition 5 Electrical Characteristics 6 Typical Performance Curve(s) 9 ² C-bus CONTROL SIGNAL SPECIFICATION 11 (1) Electrical specifications and timing for bus lines and I/O stages 11 (2) I ² C-bus FORMAT 12 (3) I ² C-bus Interface Protocol 12 (4) Slave address 12 (5) Select Address & Data 13 (6) About power on reset 21 (7) About start-up and power off sequence on IC 21 (8) About relations of power supply voltage and the DC-bias voltage 22 About advanced switch circuit 23 Application Example 28 Application Information 31 1) Absolute maximum rating voltage 31 2) About advanced signal input part 31 3) About output load characteristics 31 4) About HIVOLB terminal(20pin) when power supply is off 32 5) About signal input terminals 32 6) About output terminals
Absolute Maximum Ratings (Ta=25°C) 5 Thermal Resistance ^(Note 1) 5 Recommended Operating Condition 5 Electrical Characteristics 6 Typical Performance Curve(s) 9 ² C-bus CONTROL SIGNAL SPECIFICATION 11 (1) Electrical specifications and timing for bus lines and I/O stages 11 (2) I ² C-bus FORMAT 12 (3) I ² C-bus Interface Protocol 12 (4) Slave address 12 (5) Select Address & Data 13 (6) About power on reset 21 (7) About start-up and power off sequence on IC 21 (8) About relations of power supply voltage and the DC-bias voltage 22 About advanced switch circuit 23 Application Information 31 (1) About signal input part 31 (2) About a signal input part 31 (3) About output load characteristics 31 (4) About signal input part 31 (5) About a signal input part 31 (6) About output load characteristics 31 (7) About a signal input part 31 (8) About output load characteristics
Thermal Resistance (Note 17) 5 Recommended Operating Condition 5 Electrical Characteristics 6 Typical Performance Curve(s) 9 ² C-bus CONTROL SIGNAL SPECIFICATION 11 (1) Electrical specifications and timing for bus lines and I/O stages 11 (2) I ² C-bus FORMAT 12 (3) I ² C-bus Interface Protocol 12 (4) Slave address 12 (5) Select Address & Data 13 (6) About power on reset 21 (7) About saft-up and power off sequence on IC 21 (8) About relations of power supply voltage and the DC-bias voltage 22 About advanced switch circuit 23 29 Application Example 28 29 Application Information 31 31 1) Absolut e maximum rating voltage. 31 2) About a signal input part. 31 3) About output load characteristics. 31 4) About signal input part. 31 3) About signal input part. 32
Recommended Operating Condition 5 Electrical Characteristics 6 Typical Performance Curve(s) 9 2C-bus CONTROL SIGNAL SPECIFICATION 11 (1) Electrical specifications and timing for bus lines and I/O stages 11 (2) I ² C-bus FORMAT 12 (3) I ² C-bus Interface Protocol 12 (4) Slave address 12 (5) Select Address & Data 13 (6) About power on reset 21 (7) About start-up and power off sequence on IC 21 (7) About relations of power supply voltage and the DC-bias voltage 22 About relations of power supply voltage and the DC-bias voltage 23 Application Example 28 /O Equivalence Circuit 29 Application Information 31 1) Absolute maximum rating voltage 31 1) Absolute maximum rating voltage 31 2) About a signal input part 31 3) About output load characteristics 31 4) About signal input terminals 32 5) About signal input terminals 32 6) About signal input terminals 32 7) About inter-pin short t
Electrical Characteristics 6 Typical Performance Curve(s) 9 ² C-bus CONTROL SIGNAL SPECIFICATION 11 (1) Electrical specifications and timing for bus lines and I/O stages 11 (2) I ² C-bus FORMAT 12 (3) I ² C-bus Interface Protocol 12 (4) Slave address 11 (5) Select Address & Data 13 (6) About power on reset 21 (7) About start-up and power off sequence on IC 21 (8) About relations of power supply voltage and the DC-bias voltage 22 About advanced switch circuit 23 Application Example 28 //O Equivalence Circuit 29 Application Information 31 1) Absolute maximum rating voltage 31 2) About a signal input part 31 3) About output load characteristics 31 4) About HIVOLB terminal(20pin) when power supply is off 32 5) About signal input terminals 32 6) About inter-pin short to VCCH 32
Typical Performance Curve(s) 9 2 ^C -bus CONTROL SIGNAL SPECIFICATION 11 (1) Electrical specifications and timing for bus lines and I/O stages 11 (2) I ² C-bus FORMAT 12 (3) I ² C-bus Interface Protocol 12 (4) Slave address 12 (5) Select Address & Data 13 (6) About power on reset 21 (7) About start-up and power off sequence on IC 21 (8) About relations of power supply voltage and the DC-bias voltage 22 About advanced switch circuit 23 Application Example 28 //O Equivalence Circuit 29 Application Information 31 1) Absolute maximum rating voltage 31 2) About a signal input part 31 3) About output load characteristics 31 4) About HIVOLB terminal(20pin) when power supply is off 32 5) About signal input terminals 32 6) About inter-pin short to VCCH 32
² C-bus CONTROL SIGNAL SPECIFICATION 11 (1) Electrical specifications and timing for bus lines and I/O stages 11 (2) I ² C-bus FORMAT 12 (3) I ² C-bus Interface Protocol 12 (4) Slave address 12 (5) Select Address & Data 13 (6) About power on reset 21 (7) About start-up and power off sequence on IC 21 (8) About relations of power supply voltage and the DC-bias voltage 22 About advanced switch circuit 23 Application Example 29 Application Information 31 1) Absolute maximum rating voltage 31 2) About output load characteristics 31 3) About HIVOLB terminal(20pin) when power supply is off 32 4) About signal input terminals 32 5) About signal input terminals 32 6) About signal input terminals 32 7) About inter-pin short to VCCH 32
(1)Electrical specifications and timing for bus lines and I/O stages11(2)I ² C-bus FORMAT12(3)I ² C-bus Interface Protocol.12(4)Slave address12(5)Select Address & Data13(6)About power on reset21(7)About start-up and power off sequence on IC21(8)About relations of power supply voltage and the DC-bias voltage.22About advanced switch circuit.23Application Example28//O Equivalence Circuit29Application Information311)About a signal input part.313)About output load characteristics.314)About HIVOLB terminal(20pin) when power supply is off.325)About changing gain of Input Gain and Fader Volume327)About inter-pin short to VCCH32
(2)1²C-bus FORMAT.12(3)1²C-bus Interface Protocol.12(4)Slave address.12(5)Select Address & Data.13(6)About power on reset21(7)About start-up and power off sequence on IC.21(8)About relations of power supply voltage and the DC-bias voltage.22About advanced switch circuit.23Application Example.28//O Equivalence Circuit29Application Information311)Absolute maximum rating voltage.312)About output load characteristics.313)About output load characteristics.314)About signal input part.325)About signal input Gain and Fader Volume.327)About inter-pin short to VCCH.32
(3)I²C-bus Interface Protocol.12(4)Slave address.12(5)Select Address & Data.13(6)About power on reset21(7)About start-up and power off sequence on IC21(8)About relations of power supply voltage and the DC-bias voltage22About advanced switch circuit.23Application Example28//O Equivalence Circuit29Application Information311)Absolute maximum rating voltage.312)About a signal input part.313)About output load characteristics.314)About HIVOLB terminal(20pin) when power supply is off.325)About signal input terminals326)About changing gain of Input Gain and Fader Volume327)About inter-pin short to VCCH32
(4)Slave address12(5)Select Address & Data13(6)About power on reset21(7)About start-up and power off sequence on IC21(8)About relations of power supply voltage and the DC-bias voltage22About advanced switch circuit23Application Example28//O Equivalence Circuit29Application Information311)Absolute maximum rating voltage312)About a signal input part313)About output load characteristics314)About HIVOLB terminal(20pin) when power supply is off325)About signal input terminals326)About changing gain of Input Gain and Fader Volume327)About inter-pin short to VCCH32
(5)Select Address & Data
(6)About power on reset21(7)About start-up and power off sequence on IC21(8)About relations of power supply voltage and the DC-bias voltage22About advanced switch circuit23Application Example28//O Equivalence Circuit29Application Information311)Absolute maximum rating voltage312)About a signal input part313)About output load characteristics314)About HIVOLB terminal(20pin) when power supply is off325)About signal input terminals326)About changing gain of Input Gain and Fader Volume327)About inter-pin short to VCCH32
(7)About start-up and power off sequence on IC21(8)About relations of power supply voltage and the DC-bias voltage22About advanced switch circuit23Application Example28/O Equivalence Circuit29Application Information311)Absolute maximum rating voltage312)About a signal input part313)About output load characteristics314)About HIVOLB terminal(20pin) when power supply is off325)About signal input terminals326)About changing gain of Input Gain and Fader Volume327)About inter-pin short to VCCH32
(8) About relations of power supply voltage and the DC-bias voltage 22 About advanced switch circuit 23 Application Example 28 /O Equivalence Circuit 29 Application Information 31 1) Absolute maximum rating voltage 31 2) About a signal input part 31 3) About output load characteristics 31 4) About HIVOLB terminal(20pin) when power supply is off 32 5) About signal input terminals 32 6) About changing gain of Input Gain and Fader Volume 32 7) About inter-pin short to VCCH 32
About advanced switch circuit. 23 Application Example 28 //O Equivalence Circuit 29 Application Information 31 1) Absolute maximum rating voltage. 31 2) About a signal input part. 31 3) About output load characteristics. 31 4) About HIVOLB terminal(20pin) when power supply is off. 32 5) About signal input terminals 32 6) About changing gain of Input Gain and Fader Volume 32 7) About inter-pin short to VCCH. 32
Application Example28/O Equivalence Circuit29Application Information311) Absolute maximum rating voltage312) About a signal input part313) About output load characteristics314) About HIVOLB terminal(20pin) when power supply is off325) About signal input terminals326) About changing gain of Input Gain and Fader Volume327) About inter-pin short to VCCH32
VO Equivalence Circuit 29 Application Information 31 1) Absolute maximum rating voltage. 31 2) About a signal input part. 31 3) About output load characteristics. 31 4) About HIVOLB terminal(20pin) when power supply is off 32 5) About signal input terminals 32 6) About changing gain of Input Gain and Fader Volume 32 7) About inter-pin short to VCCH 32
Application Information311)Absolute maximum rating voltage.312)About a signal input part.313)About output load characteristics.314)About HIVOLB terminal(20pin) when power supply is off.325)About signal input terminals326)About changing gain of Input Gain and Fader Volume327)About inter-pin short to VCCH32
1)Absolute maximum rating voltage.312)About a signal input part.313)About output load characteristics.314)About HIVOLB terminal(20pin) when power supply is off.325)About signal input terminals326)About changing gain of Input Gain and Fader Volume327)About inter-pin short to VCCH32
 2) About a signal input part
 3) About output load characteristics
 4) About HIVOLB terminal(20pin) when power supply is off
 5) About signal input terminals
 About changing gain of Input Gain and Fader Volume
7) About inter-pin short to VCCH
Operational Notes
1. Reverse Connection of Power Supply
2. Power Supply Lines
3. Ground Voltage
4. Ground Wiring Pattern
5. Thermal Consideration
6. Recommended Operating Conditions
7. Inrush Current
8. Operation Under Strong Electromagnetic Field
9. Testing on Application Boards
10. Inter-pin Short and Mounting Errors
11. Unused Input Pins
11. Unused Input Pins
11. Unused Input Pins
11. Unused Input Pins

Datasheet

Pin Configuration



Figure 2.Pin Configuration

Pin Descriptions

Pin No.	Pin Name	Description	Pin No.	Pin Name	Description
1	A1	A input terminal of 1ch	21	VCCH	VCCH terminal for power supply
2	A2	A input terminal of 2ch	22	SCL	I ² C-bus clock terminal
3	B1	B input terminal of 1ch	23	SDA	I ² C-bus data terminal
4	B2	B input terminal of 2ch	24	GND	GND terminal
5	CP1	C positive input terminal of 1ch	25	VREF	BIAS terminal
6	CN	C negative input terminal	26	VCCL	VCCL terminal for power supply
7	CP2	C positive input terminal of 2ch	27	IG2	Input gain output terminal of 2ch
8	DP1	D positive input terminal of 1ch	28	IG1	Input gain output terminal of 1ch
9	DN	D negative input terminal	29	INC	Center input terminal
10	DP2	D positive input terminal of 2ch	30	INS	Subwoofer input terminal
11	EP1	E positive input terminal of 1ch	31	INR1	Rear input terminal of 1ch
12	EN	E negative input terminal	32	INR2	Rear input terminal of 2ch
13	EP2	E positive input terminal of 2ch	33	INF1	Front input terminal of 1ch
14	FP1	F positive input terminal of 1ch	34	INF2	Front input terminal of 2ch
15	FN1	F negative input terminal of 1ch	35	OUTF2	Front output terminal of 2ch
16	FN2	F negative input terminal of 2ch	36	OUTF1	Front output terminal of 1ch
17	FP2	F positive input terminal of 2ch	37	OUTR2	Rear output terminal of 2ch
18	MIN	Mixing input terminal	38	OUTR1	Rear output terminal of 1ch
19	SEL	High Voltage output mode Select	39	OUTS	Subwoofer output terminal
20	HIVOLB	Output Gain control terminal	40	OUTC	Center output terminal

Block Diagram



Figure 3. Block Diagram

- The outputs of Pin 27 and Pin 28 are selected by the input selector, from the inputs Pin 1 to Pin 17.
- Otherwise, these signals are possible to output directly on Pin 35 to Pin 40.
- 6-channel input signals from DSP on Pin 29 to Pin 34 pass through the volume circuit (Fader) and 2nd order post filter to the output terminals Pin 35 to Pin 40.
- It is possible for 6-channel inputs to set the gain up to +6dB by Gain adjust function and to set the gain up to +8.3dB by Level Shift Circuit (High-Voltage Mode).

Absolute Maximum Ratings (Ta=25°C)

Parameter	Symbol		Unit	
Dowor Supply Voltage	V _{CCL}		10	V
Power Supply Voltage	V _{CCH}		18	V
Input Voltago	V	SCL, SDA	GND-0.3 to +7	V
Input Voltage	V _{IN}	Other GND-0.3 to V _{CCL} +0		v
Storage Temperature	T _{STG}	-55 to +150		°C
Maximum Junction Temperature	T _{JMAX}		+150	°C

Caution: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

Thermal Resistance^(Note 1)

Parameter	Symbol	Thermal Res	Unit	
Parameter	Symbol	1s ^(Note 3)	2s2p ^(Note 4)	Unit
SSOP-B40				
Junction to Ambient	θ_{JA}	103.6	58.8	°C/W
Junction to Top Characterization Parameter ^(Note 2)	Ψ_{JT}	17	10	°C/W

(Note 1)Based on JESD51-2A(Still-Air)

(Note 2) The thermal characterization parameter to report the difference between junction temperature and the temperature at the top center of the outside surface of the component package.

(Note 3)Using a PCB board based on JESD51-3.

(Note 4)Using a PCB board based on JESD51-7

Material	Board Size
FR-4	114.3mm x 76.2mm x 1.6mmt
Thickness	
70µm	
	FR-4 Thickness

Layer Number of Measurement Board	Material	Board Size			
4 Layers	FR-4	114.3mm x 76.2mm x	x 1.6mmt		
Тор	2 Internal Layers			Bottom	
Copper Pattern	Thickness	Copper Pattern	Copper Pattern Thickness		Thickness
Footprints and Traces	70µm	74.2mm x 74.2mm	35µm	74.2mm x 74.2mm	70µm

Recommended Operating Condition (Ta= -40°C to +85°C)

Parameter	Symbol	Min	Тур	Max	Unit
Device Over the Malta an	V _{CCL}	7.0	9	9.5	V
Power Supply Voltage	V _{CCH}	V _{CCL}	17	17.8	V

Electrical Characteristics

Unless otherwise specified, Ta=25°C, V_{CCL}=9V, V_{CCH}=17V, f=1kHz, V_{IN}=1V_{RMS}, R_L=10kΩ, Input selector A, Input Gain 0dB, Gain Adjust +6dB, High-Voltage ON (High-Voltage mode2), LPF ON, Fader 0dB, Input point=A1/A2, Monitor point=IG1/IG2

				Limit			
Block	Parameter	Symbol	Min	Тур	Max	Unit	Conditions
General	Current Consumption (VCCL)	IQ_VCCL	-	30	43	mA	No signal
Ger	Current Consumption (VCCH)	IQ_VCCH	-	7	10	mA	No signal
	Input Impedance (A)	R _{IN_S}	70	100	130	kΩ	
	Input Impedance (B, C, D, E, F)	R _{IN_D}	175	250	325	kΩ	
	Voltage Gain	Gv	-1.5	0	1.5	dB	$G_V = 20 \log(V_{OUT}/V_{IN})$
	Channel Balance	СВ	-1.5	0	1.5	dB	$CB = G_{V1}-G_{V2}$
or	Total Harmonic Distortion	THD+N	-	0.003	0.05	%	V _{OUT} = 1V _{RMS} BW = 400-30kHz
select	Output Noise Voltage (Note1)	V _{NO1}	-	3.1	8.0	μV _{RMS}	R _G = 0Ω BW = IHF-A
Input Selector	Maximum Input Voltage	VIM	2.0	2.2	-	V _{RMS}	V _{IM} at THD+N(V _{OUT}) = 1% BW = 400-30kHz
<u> </u>	Crosstalk Between Channels (Note1)	СТС	-	-100	-90	dB	$R_G = 0\Omega$ CTC = 20log(V _{OUT} /V _{OUT} ') BW = IHF-A
	Crosstalk Between Selectors ^(Note1)	CTS	-	-100	-90	dB	$R_G = 0\Omega$ CTS = 20log(V _{OUT} /V _{OUT} ') BW = IHF-A
	Common Mode Rejection Ratio (C, D, E, F) ^(Note1)	CMRR	55	65	-	dB	XP1 and XN input XP2 and XN input CMRR = $20\log(V_{IN}/V_{OUT})$ BW = IHF-A, [X=C,D,E,F]
	Minimum Input Gain	G _{IN_MIN}	-17	-15	-13	dB	Input Gain = -15dB $V_{IN} = 0.1V_{RMS}$ $G_{IN} = 20log(V_{OUT}/V_{IN})$
Input Gain	Maximum Input Gain	Gin_max	21	23	25	dB	Input Gain = 23dB $V_{IN} = 0.1V_{RMS}$ $G_{IN} = 20log(V_{OUT}/V_{IN})$
ndu	Gain Set Error	GIN_ERR	-2	0	+2	dB	Input Gain = -15 to +23dB
	Output Impedance	Rout	-	-	50	Ω	
	Maximum Output Voltage	V _{OM}	2.0	2.2	-	V_{RMS}	THD+N = 1% BW = 400-30kHz

(Note1) VP-9690A (Average value detection, effective value display) filter by Panasonic is used for measurement. Input and output are in-phase.

Unless otherwise specified, Ta=25°C, V_{CCL}=V_{CCH}=9V, f=1kHz, V_{IN}=0.9V_{RMS}, R_L=10kΩ, Input selector A, Input Gain 0dB, Gain Adjust +6dB, High-Voltage OFF(normal mode), LPF ON, Fader 0dB, Input point=INF1/INF2/INR1/INR2/INC/INS, Monitor point=OUTF1/OUTF2/OUTR1/OUTR2/OUTC/OUTS

×		Limit					
Block	Parameter	Symbol	Min	Тур	Max	Unit	Conditions
	Output Impedance	R _{OUT}	-	-	50	Ω	
el Shift	☆Maximum Output Voltage	V _{OM}	2.3	2.5	-	V _{RMS}	V _{IN} = 1V _{RMS} THD+N = 1% BW = 400-30kHz
Level	☆Output Gain	G _{H(OUT)}	0.5	2	3.5	dB	G _{H(OUT)} = 20log(V _{OUT} /V _{IN})

 \ddagger This Item is designated by ROHM only to discriminate between other items and it.

Unless otherwise specified, Ta=25°C, V_{CCL}=9V, V_{CCH}=11.5V, f=1kHz, V_{IN}=0.9V_{RMS}, R_L=10k Ω , Input selector A, Input Gain 0dB, Gain Adjust +6dB, High-Voltage ON(High-Voltage mode1), LPF ON, Fader 0dB, Input point=INF1/INF2/INR1/INR2/INC/INS, Monitor point=OUTF1/OUTF2/OUTR1/OUTR2/OUTC/OUTS

¥				Limit			
Block	Parameter	Symbol	Min	Тур	Max	Unit	Conditions
	Output Impedance	Rout	-	-	50	Ω	
el Shift	☆Maximum Output Voltage	V _{OM}	3.2	3.4	-	V _{RMS}	V _{IN} =1V _{RMS} THD+N=1% BW=400-30kHz
Level	☆Output Gain	G _{H(OUT)}	2.6	4.6	6.6	dB	G _{H(OUT)} =20log(V _{OUT} /V _{IN})

☆This Item is designated by ROHM only to discriminate between other items and it.

Unless otherwise specified, Ta=25°C, V_{CCL}=9V, V_{CCH}=17V, f=1kHz, V_{IN}=0.9V_{RMS}, R_L=10k Ω , Input selector A, Input Gain 0dB, Gain Adjust +6dB, High-Voltage ON(High-Voltage mode2), LPF ON, Fader 0dB, Input point=INF1/INF2/INR1/INR2/INC/INS, Monitor point=OUTF1/OUTF2/OUTR1/OUTR2/OUTC/OUTS

¥		Limit					
Block	Parameter	Parameter Symbol Min	Min	Тур	Max	Unit	Conditions
	Output Impedance	R _{OUT}	-	-	50	Ω	
el Shift	☆Maximum Output Voltage	V _{OM}	5.0	5.2	-	V _{RMS}	V _{IN} =1V _{RMS} THD+N=1% BW=400-30kHz
Level	☆Output Gain	G _{H(OUT)}	6.3	8.3	10.3	dB	G _{H(OUT)} =20log(V _{OUT} /V _{IN})

☆This Item is designated by ROHM only to discriminate between other items and it.

Unless otherwise specified, Ta=25°C, V_{CCL}=9V, V_{CCH}=17V, f=1kHz, V_{IN}=0.9V_{RMS}, R_L=10kΩ, Input selector A, Input Gain 0dB, Gain Adjust +6dB, High-Voltage ON(High-Voltage mode2), LPF ON, Fader 0dB, Input point=INF1/INF2/INR1/INR2/INC/INS, Monitor point=OUTF1/OUTF2/OUTR1/OUTR2/OUTC/OUTS

				Limit			
Block	Parameter	Symbol	Min	Тур	Max	Unit	Conditions
	Maximum Boost Gain	G _{F BST}	21	23	25	dB	Fader Boost Gain = +23dB V_{IN} =0.1 V_{RMS} G_F =20log(V_{OUT}/V_{IN})- $G_{H(OUT)}$ Gain Adjust=0dB
	Channel Balance	СВ	-1.5	0	1.5	dB	CB = GV1-GV2
	Total Harmonic Distortion	THD+N	_	0.003	0.05	%	BW=400-30kHz Gain Adjust = 0dB
	Output Noise Voltage (Note1)	V_{NO1}	_	23	40	μV _{RMS}	R _G = 0Ω BW = IHF-A
	Residual Output Noise Voltage	V _{NOR}	_	10.5	20	μV _{RMS}	Fader Attenuation = $-\infty dB$ R _G = 0Ω BW = IHF-A
	Maximum Input Voltage	VIM	2.0	2.1	_	V _{RMS}	V _{IM} at THD+N(V _{OUT})=1% BW=400-30kHz Gain Adjust = 0dB
Fader	Crosstalk Between Channels (Note1)	СТС	_	-100	-90	dB	$R_{G} = 0\Omega$ CTC=20log(V _{OUT} /V _{OUT}) BW = IHF-A
	Maximum Attenuation (Note1)	G_{FMIN}	_	-100	-90	dB	Fader Attenuation = $-\infty dB$ G _F =20log(V _{OUT} /V _{IN}) BW = IHF-A
	Gain Set Error	$G_{F\;ERR}$	-2	0	2	dB	Fader Boost Gain = +1 to +23dB
	Attenuation Set Error 1	$G_{F ERR1}$	-2	0	2	dB	Fader Attenuation = 0 to -15dB
	Attenuation Set Error 2	G_{FERR2}	-3	0	3	dB	Fader Attenuation = -16 to -47dB
	Attenuation Set Error 3	G _{F ERR3}	-4	0	4	dB	Fader Attenuation = -48 to -79dB
	Power Supply Rejection Ratio	RR _{VCCL}	_	-70	-40	dB	V _{RR} =0.1V _{RMS} f _{RR} =1kHz RR _{VCCL} =20log(V _{OUT} /V _{CCL})
		RR _{VCCH}	_	-70	-40	dB	V _{RR} =0.1V _{RMS} f _{RR} =1kHz RR _{VCCH} =20log(V _{OUT} /V _{CCH})
	Input Impedance	R _{IN_M}	70	100	130	kΩ	
6	Maximum Input Voltage	Vім_м	2.0	2.2	-	V _{RMS}	V _{IM_M} at THD+N(V _{OUT})=1% BW=400-30kHz Input point=MIN
Mixing	Maximum Attenuation (Note1)	G _{MX MIN}	-	-100	-85	dB	Front Mixing=OFF G _{MX} =20log(V _{OUT} /V _{IN}) BW=IHF-A Input point=MIN
	Mixing Gain	G _{MX}	-2	0	2	dB	Front Mixing=ON G_{MX} =20log(V _{OUT} /V _{IN})- $G_{H(OUT)}$
	Input Impedance	R _{IN_M}	70	100	130	kΩ	
Gain Adjust	Boost Gain	G _{F BST}	4	6	8	dB	Gain Adjust=6dB V _{IN} =0.1V _{RMS} G _F =20log(V _{OUT} /V _{IN})- G _{H(OUT)}
Ű	Channel Balance	СВ	-1.5	0	1.5	dB	CB = GV1-GV2

(Note1) VP-9690A (Average value detection, effective value display) filter by Panasonic is used for measurement. Input and output are in-phase.

Typical Performance Curve(s)



Figure 4. V_{CC} vs. I_{Q_VCCL} + I_{Q_VCCH}









Figure 7. THD+N vs. VIN / Vo (Gain Adjust=+6dB)





Figure 10. PSRR vs. frequency



Figure 11. Gain(LPF ON/pass) vs. frequency

I²C-bus CONTROL SIGNAL SPECIFICATION

(1) Electrical specifications and timing for bus lines and I/O stages



Figure 12. Definition of Timing on the I²C-bus

		2
Table 1 Oberasteristics of t		hus lines for 140 hus devises
Table T Characteristics of t	ne SDA and SCL	bus lines for I ² C-bus devices

	Parameter	Symbol	Fast-mode l	Fast-mode I ² C-bus		
	Falanielei	Symbol	Min	Max	Unit	
1	SCL Clock Frequency	f _{SCL}	0	400	kHz	
2	Bus Free Time between STOP and START Condition	t _{BUF}	1.3	—	µsec	
3	Hold Time (repeated) START condition.	tur	0.6	_	µsec	
5	After this period, the first clock pulse is generated	t _{HD;STA}	0.0		μσες	
4	LOW Period of the SCL Clock	t _{LOW}	1.3	—	µsec	
5	HIGH Period of the SCL Clock	t _{HIGH}	0.6	—	µsec	
6	Set-up Time for a Repeated START Condition	t _{su;sta}	0.6	—	µsec	
7	Data Hold Time	$t_{HD;DAT}$	0*	—	µsec	
8	Data Set-up Time	t _{su; dat}	100	—	nsec	
9	Set-up Time for STOP Condition	t _{su;sto}	0.6	—	µsec	

All values referred to V_{IH} min. and V_{IL} max. Levels (see Table 2).

Table 2 Characteristics of the SDA and SCL I/O stages for I²C-bus devices

	Parameter	Symbol	Fast-mode l ²	Unit	
		Symbol	Min	Max	Unit
10	LOW level input voltage: Fixed input levels	VIL	-0.5	1	V
11	HIGH level input voltage: Fixed input levels	VIH	2.3	-	V
12	Pulse width of spikes, which must be suppressed by the input filter.	t _{SP}	0	50	nsec
13	LOW level output voltage (open drain or open collector): At 3mA sink current	V _{OL1}	0	0.4	V
14	Input current each I/O pin with an input voltage between 0.4V and 0.9 VDD max.	h	-10	10	μA





(2) I²C-bus FORMAT

	MSB	LSB	MSB	LSB	MSB	LSB			
S	Slave Addres	ss A	Select Ad	dress A		Data	Α	Р	
1bit	8bit	1bit				8bit	1bit	1bit	
	S		art condition (
	Slave Address = Recognition of slave address. 7 bits in upper order are optional.								
		Tł	ne least signific	ant bit is "L"	due to writ	e format.			
	А	= A	CKNOWLEDG	E bit (Recog	nition of ac	knowledgement)		
	Select Add	ress = S	election of regi	ster that con	ain data o	n volume, bass a	and tre	eble s	ettings.
	Data = Data on every volume and tone to be stored in selected register.								
	P = Stop condition (Recognition of stop bit)								

(3) I²C-bus Interface Protocol

1)Basic form

S	Slave Addr	ess	А	Select Ad	А	Da	ata	А	Ρ	
	MSB	LSB		MSB	LSB	М	SB	LSE	3	

2) Automatic increment (Select Address increases (+1) according to the number of data.)

S	s I	Slave Address	Α	Select Add	dress	Α	Data1	Α	Data2	А	 DataN	Α	Р
		MSB LS	3	MSB	LSB		MSB	LSB	MSB L	.SB	MSB	L	SB

(Example) ① Data1 shall be set as data of address specified by Select Address.

2 Data2 shall be set as data of address specified by Select Address +1.

③ DataN shall be set as data of address specified by Select Address +N-1.

3) Configuration unavailable for transmission (In this case, only Select Address1 is set.)

s	Slave A	ddress	А	Select Add	dress1	А	Da	ata	А	Select	Address 2	А	Da	ata	А	Р
	MSB	LSB		MSB	LSB	Μ	SB	LSE	3	MSB	LSB	Μ	SB	LSE	3	

(Note)If any data is transmitted as Select Address 2 next to data, It is recognized as data, not as Select Address 2.

(4) Slave address

MSB							LSB
A6	A5	A4	A3	A2	A1	A0	R/W
1	0	0	0	0	0	0	0

(5) Select Address & Data

ltomo	Select Address	MSB				Data			LSB		
Items	(hex)	D7	D6	D5	D4	D3	D2	D1	D0		
Initial Setup 1	01	Advanced Switch ON/OFF	0	Time	ed Switch of Input /Fader	0	0 High-Voltage 0 Mode Select				
Initial Setup 2	02	0	0	Sub S	elector	0 0 Rear Selector			Front Selector		
Input Selector	05	0	0	0	0		Input Selector				
Input Gain	06	0	0	0 Input Gain							
Fader 1ch Front	28		Fader Boost Gain / Attenuation								
Fader 2ch Front	29			Fa	ader Boost (Gain / Atter	uation				
Fader 1ch Rear	2A			Fa	ader Boost (Gain / Atter	uation				
Fader 2ch Rear	2B			Fa	ader Boost (Gain / Atter	uation				
Fader Center	2C			Fa	ader Boost (Gain / Atter	uation				
Fader Subwoofer	2D			Fa	ader Boost (Gain / Atter	uation				
LPF Setup Mixing ON/OFF	30	Front Mixing ON/OFF	LPF fc	0	0	0 0 Sub Gain Adjust					
Test Mode	F0	0	0	0	0	0	0	0	0		
System Reset	FE	1	0	0	0	0	0	0	1		

Advanced switch

Notes on data format

1. "Advanced switch" function is available for the hatched parts on the above table.

2. In case of transferring data continuously, Select Address flows by Automatic Increment function, as shown below.

 $\longrightarrow 01(\text{hex}) \rightarrow 02(\text{hex}) \rightarrow 05(\text{hex}) \rightarrow 06(\text{hex}) \rightarrow 28(\text{hex}) \rightarrow 29(\text{hex}) \rightarrow 2A(\text{hex}) \rightarrow 2B(\text{hex}) \rightarrow 2D(\text{hex}) \rightarrow 30(\text{hex}) \rightarrow 2B(\text{hex}) \rightarrow 2D(\text{hex}) \rightarrow 30(\text{hex}) \rightarrow 2B(\text{hex}) \rightarrow 2B(\text{hex}) \rightarrow 2D(\text{hex}) \rightarrow 30(\text{hex}) \rightarrow 2B(\text{hex}) \rightarrow 2B(\text{hex}) \rightarrow 2D(\text{hex}) \rightarrow 30(\text{hex}) \rightarrow 2B(\text{hex}) \rightarrow 2B(\text{hex}) \rightarrow 2D(\text{hex}) \rightarrow 30(\text{hex}) \rightarrow 2D(\text{hex}) \rightarrow 30(\text{hex}) \rightarrow 3$

3. Input selector that is not corresponded for "Advanced switch" function, cannot reduce the noise caused when changing the input selector. Therefore, it is recommended to turn on mute when changing these settings.

4. In case of setting to infinite "-∞" by using Fader when input selector setting is changed, please consider "Advanced switch" time.

Explanation of each Select Address



Figure 14. Block diagram for explanation of Select Address

BD37069FV-M

Command Specification

Initial Condition,

1/0 Fixed value

Do not send the data not designated

Select Address 01 (hex)

Mode	MSB			High-Voltag	ge Mode Sel	ect		LSB
Mode	D7	D6	D5	D4	D3	D2	D1	D0
High-Voltage mode2 (+8.3dB)		0			0	0	0	0
High-Voltage mode1 (+4.6dB)		0			0	1	0	0

Mada	MSB	A	dvanced S	witch Time	of Input Gai	n/Fader ^{(Note}	e1,2)	LSB
Mode	D7	D6	D5	D4	D3	D2	D1	D0
4.7 msec			0	0				
7.1 msec		0	0	1	0			0
11.2 msec			1	0			0	0
14.4 msec			1	1				

(Note1) Advanced switch time is Typ value. Max value is 1.4 times of Typ value. (Note2) If changing Advanced switch time while Advanced switch function is activated, Advance switch time is changed immediately.

Mode	MSB	Advanced Switch ON/OFF ^(Note3)								
Mode	D7	D6	D5	D4	D3	D2	D1	D0		
OFF	0	0			0		0	0		
ON	1	0			0		0	0		

(Note3) If Advanced switch ON/OFF is changed while Advanced switch function is activated, it will become effective from the next switching operation.

Select Address 02 (hex)

Mode	MSB	MSB Front Selector								
Wode	D7	D6	D5	D4	D3	D2	D1	D0		
Front	0	0			0	0		0		
Inside Through	U	0			0	0		1		

Mode	MSB	MSB Rear Selector LS									
Mode	D7	D6	D5	D4	D3	D2	D1	D0			
Rear	0	0			0	0	0				
Front Copy	0	0			0	0	1				

Mode ^(Note4)	MSB			Sub	Selector			LSB
Mode	D7	D6	D5	D4	D3	D2	D1	D0
OUTC(INS)/OUTS(INS)			0	0				
OUTC(INR1)/OUTS(INR2)	0	0	0	1		0		
OUTC (INC)/OUTS(INS)	0	U	1	0	0	U		
Prohibition			1	1				

(Note4) xxx(INxx) : "xxx" means "Output terminal", "(INxx)" means "Output signal"

Initial Condition,

1/0 Fixed value

Do not send the data not designated

Select Address 05(hex)

Mode	MSB			Input	Selector			LSB
Mode	D7	D6	D5	D4	D3	D2	D1	D0
A					0	0	0	0
В					0	0	0	1
C single					0	0	1	0
D single					0	0	1	1
E single					0	1	0	0
F single					0	1	0	1
C diff.					0	1	1	0
D diff.	0	0	0	0	0	1	1	1
E diff.					1	0	0	0
F full-diff.					1	0	0	1
					1	0	1	0
Prohibition					1	0	1	1
					:	:	•	:
					1	1	1	1

List of active input terminal when set input selector

Mode	Lch positive input terminal	Lch negative input terminal	Rch positive input terminal	Rch negative input terminal
A	1pin(A1)	-	2pin(A2)	-
В	3pin(B1)	-	4pin(B2)	-
C single	5pin(CP1)	-	7pin(CP2)	-
D single	8pin(DP1)	-	10pin(DP2)	-
E single	11pin(EP1)	-	13pin(EP2)	-
F single	14pin(FP1)	-	17pin(FP2)	-
C diff.	5pin(CP1)	6pin(CN)	7pin(CP2)	6pin(CN)
D diff.	8pin(DP1)	9pin(DN)	10pin(DP2)	9pin(DN)
E diff.	11pin(EP1)	12pin(EN)	13pin(EP2)	12pin(EN)
F full-diff.	14pin(FP1)	15pin(FN1)	17pin(FP2)	16pin(FN2)

Initial Condition,

1/0 Fixed value

Do not send the data not designated

Select Address 06 (hex)

Mode	MSB				out Gain			LSB
Mode	D7	D6	D5	D4	D3	D2	D1	D0
			0	0	0	0	0	0
Prohibition				:	:	:	:	:
			0	0	1	0	0	0
+23dB			0	0	1	0	0	1
+22dB			0	0	1	0	1	0
+21dB			0	0	1	0	1	1
+20dB			0	0	1	1	0	0
+19dB			0	0	1	1	0	1
+18dB			0	0	1	1	1	0
+17dB			0	0	1	1	1	1
+16dB			0	1	0	0	0	0
+15dB			0	1	0	0	0	1
+14dB			0	1	0	0	1	0
+13dB			0	1	0	0	1	1
+12dB			0	1	0	1	0	0
+11dB			0	1	0	1	0	1
+10dB			0	1	0	1	1	0
+9dB			0	1	0	1	1	1
+8dB			0	1	1	0	0	0
+7dB			0	1	1	0	0	1
+6dB	_		0	1	1	0	1	0
+5dB			0	1	1	0	1	1
+4dB	-		0	1	1	1	0	0
+3dB	0	0	0	1	1	1	0	1
	-		0	1			1	
+2dB					1	1		0
+1dB			0	1	1	1	1	1
OdB	_		1	0	0	0	0	0
-1dB			1	0	0	0	0	1
-2dB			1	0	0	0	1	0
-3dB			1	0	0	0	1	1
-4dB			1	0	0	1	0	0
-5dB			1	0	0	1	0	1
-6dB			1	0	0	1	1	0
-7dB			1	0	0	1	1	1
-8dB			1	0	1	0	0	0
-9dB			1	0	1	0	0	1
-10dB			1	0	1	0	1	0
-11dB			1	0	1	0	1	1
-12dB			1	0	1	1	0	0
-120B -13dB			1	0	1	1	0	1
-14dB			1	0	1	1	1	0
-15dB			1	0	1	1	1	1
			1	1	0	0	0	0
Prohibition			:	:	:	:	:	:
			1	1	1	1	1	1

Initial Condition,

1/0 Fixed value

Do not send the data not designated

Select Address 28, 29, 2A, 2B, 2C, 2D (hex)

Boost & Attenuation	MSB			ader Boo	st / Attenuat	ion		LSB
	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	0	0	0	0	0
Prohibition	0	0	0	0	0	0	0	1
Prohibition	:	:	:	:	:	:	:	:
	0	1	1	0	1	0	0	0
+23dB	0	1	1	0	1	0	0	1
+22dB	0	1	1	0	1	0	1	0
+21dB	0	1	1	0	1	0	1	1
•	•	•	•	•	•	•	•	•
			:					
+10dB	0	1	1	1	0	1	1	0
+9dB	0	1	1	1	0	1	1	1
+8dB	0	1	1	1	1	0	0	0
+7dB	0	1	1	1	1	0	0	1
+6dB	0	1	1	1	1	0	1	0
+5dB	0	1	1	1	1	0	1	1
+4dB	0	1	1	1	1	1	0	0
+3dB	0	1	1	1	1	1	0	1
+2dB	0	1	1	1	1	1	1	0
+1dB	0	1	1	1	1	1	1	1
0dB	1	0	0	0	0	0	0	0
-1dB	1	0	0	0	0	0	0	1
-2dB	1	0	0	0	0	0	1	0
-3dB	1	0	0	0	0	0	1	1
::	•••	· · ·	::	::	•••	· · ·	· · · ·	•••
-78dB	1	1	0	0	1	1	1	0
-79dB	1	1	0	0	1	1	1	1
	1	1	0	1	0	0	0	0
Prohibition	:	:	:	:	:	:	:	:
	1	1	1	1	1	1	1	0
-∞dB	1	1	1	1	1	1	1	1

Details of Fader Boost / Attenuation

Initial Condition,

(dB)	D7	D6	D5	D4	D3	D2	D1	D0	(dB)	D7	D6	D5	D4	D3	D2	D1	D0
+23	0	1	1	0	1	0	0	1	-29	1	0	0	1	1	1	0	1
+23	0	1	1	0	1	0	1	0	-29	1	0	0	1	1	1	1	0
+22 +21	0	1	1	0	1	0	1	1	-30	1	0	0	1	1	1	1	1
+21	0	1	1	0	1	1	0	0	-31	1	0	1	0	0	0	0	0
+20	0	1	1	0	1	1	0	1	-32	1	0	1	0	0	0	0	1
							-		-33		-		-		-	-	
+18	0	1	1	0	1	1	1	0		1	0	1	0	0	0	1	0
+17	0	1	1	-		1	1	1	-35		0	1	0	-	-		1
+16	0	1	1	1	0	0	0	0	-36	1	0	1	0	0	1	0	0
+15	0	-	1	1	0	-	0	1	-37	-	0	1	0	0	1	0	1
+14	0	1	1	1	0	0	1	0	-38	1	0	1	0	0	1	1	0
+13	0	1	1	1	0	0	1	1	-39	1	0	1	0	0	1	1	1
+12	0	1	1	1	0	1	0	0	-40	1	0	1	0	1	0	0	0
+11	0	1	1	1	0	1	0	1	-41	1	0	1	0	1	0	0	1
+10	0	1	1	1	0	1	1	0	-42	1	0	1	0	1	0	1	0
+9	0	1	1	1	0	1	1	1	-43	1	0	1	0	1	0	1	1
+8	0	1	1	1	1	0	0	0	-44	1	0	1	0	1	1	0	0
+7	0	1	1	1	1	0	0	1	-45	1	0	1	0	1	1	0	1
+6	0	1	1	1	1	0	1	0	-46	1	0	1	0	1	1	1	0
+5	0	1	1	1	1	0	1	1	-47	1	0	1	0	1	1	1	1
+4	0	1	1	1	1	1	0	0	-48	1	0	1	1	0	0	0	0
+3	0	1	1	1	1	1	0	1	-49	1	0	1	1	0	0	0	1
+2	0	1	1	1	1	1	1	0	-50	1	0	1	1	0	0	1	0
+1	0	1	1	1	1	1	1	1	-51	1	0	1	1	0	0	1	1
0	1	0	0	0	0	0	0	0	-52	1	0	1	1	0	1	0	0
-1	1	0	0	0	0	0	0	1	-53	1	0	1	1	0	1	0	1
-2	1	0	0	0	0	0	1	0	-54	1	0	1	1	0	1	1	0
-3	1	0	0	0	0	0	1	1	-55	1	0	1	1	0	1	1	1
-4	1	0	0	0	0	1	0	0	-56	1	0	1	1	1	0	0	0
-5	1	0	0	0	0	1	0	1	-57	1	0	1	1	1	0	0	1
-6	1	0	0	0	0	1	1	0	-58	1	0	1	1	1	0	1	0
-7	1	0	0	0	0	1	1	1	-59	1	0	1	1	1	0	1	1
-8	1	0	0	0	1	0	0	0	-60	1	0	1	1	1	1	0	0
-9	1	0	0	0	1	0	0	1	-61	1	0	1	1	1	1	0	1
-10	1	0	0	0	1	0	1	0	-62	1	0	1	1	1	1	1	0
-11	1	0	0	0	1	0	1	1	-63	1	0	1	1	1	1	1	1
-12	1	0	0	0	1	1	0	0	-64	1	1	0	0	0	0	0	0
-13	1	0	0	0	1	1	0	1	-65	1	1	0	0	0	0	0	1
-14	1	0	0	0	1	1	1	0	-66	1	1	0	0	0	0	1	0
-15	1	0	0	0	1	1	1	1	-67	1	1	0	0	0	0	1	1
-16	1	0	0	1	0	0	0	0	-68	1	1	0	0	0	1	0	0
-17	1	0	0	1	0	0	0	1	-69	1	1	0	0	0	1	0	1
-18	1	0	0	1	0	0	1	0	-70	1	1	0	0	0	1	1	0
-19	1	0	0	1	0	0	1	1	-71	1	1	0	0	0	1	1	1
-20	1	0	0	1	0	1	0	0	-72	1	1	0	0	1	0	0	0
-21	1	0	0	1	0	1	0	1	-73	1	1	0	0	1	0	0	1
-22	1	0	0	1	0	1	1	0	-74	1	1	0	0	1	0	1	0
-23	1	0	0	1	0	1	1	1	-75	1	1	0	0	1	0	1	1
-24	1	0	0	1	1	0	0	0	-76	1	1	0	0	1	1	0	0
-25	1	0	0	1	1	0	0	1	-77	1	1	0	0	1	1	0	1
-26	1	0	0	1	1	0	1	0	-78	1	1	0	0	1	1	1	0
-27	1	0	0	1	1	0	1	1	-79	1	1	0	0	1	1	1	1
-28	1	0	0	1	1	1	0	0	_∞	1	1	1	1	1	1	1	1

OFF

ON

0

1

Initial Condition,	1/0 Fix	1/0 Fixed value Do not send the data not designated										
Select Address 30(hex)												
Mode	MSB			Main C	Gain Adjust			LSB				
Mode	D7	D6	D5	D4	D3	D2	D1	D0				
0dB			0	0	0	0		0				
+6dB			0	0	0	0		1				
Mode	MSB			Sub G	Gain Adjust			LSB				
Mode	D7	D6	D5	D4	D3	D2	D1	D0				
0dB			0	0	0	0	0					
+6dB			0	0	0	0	1					
Mode	MSB	r	r	L	.PF fc	1	1	LSB				
Mede	D7	D6	D5	D4	D3	D2	D1	D0				
70kHz		0	0	0	0	0						
PASS		1	U	U	0	U						
Mode	MSB			Front Mix	xing ON/OF		a	LSB				
Mode	D7	D6	D5	D4	D3	D2	D1	D0				

0

0

0

0

(6) About power on reset

It is possible for the reset circuit inside the IC to initialize when supply voltage is turned on. Please send data to all address as initial data when the supply is turned on, and turn on mute until all initial data are sent.

ltom	Sumbol	Limit			Linit	Condition
Item	Symbol	Min	Тур	Max	Unit	Condition
Rise time of VCCL	t _{RISE}	250	—	—	µsec	V _{CCL} rise time to 5V
VCCL voltage of release power on reset	V _{POR}	_	4.1	_	V	

(7) About start-up and power off sequence on IC

By setting the terminal voltage of HIVOLB and SEL, it is possible to change the output gain. At the same time, output DC voltage will also be changed at each mode.

HIVOLB Terminal Voltage	High-Voltage	SEL Terminal Volta	ge High-Voltage mode
GND to 1.0V	ON	GND to 0.5	/ High-Voltage mode1
2.3V to VCCL	OFF	1.5V to VCC	L High-Voltage mode2

Please set HIVOLB terminal voltage between the ranges showed by the above tables. If HIVOLB terminal is open, the terminal voltage will be set to 5V due to the pull-up voltage inside the IC. In this case, the IC will be set to "High-Voltage OFF" mode. SEL terminal is 4.15V due to the pull-up voltage inside the IC. Output DC voltage and Output gain, that are changed by the combination of "HIVOLB" terminal and "SEL" terminal

Output DC voltage and Output gain, that are changed by the combination of "HIVOLB" terminal and "SEL" terminal shows as the following table.

VCCH Supplied Voltage	9 ۷	1	11.5 V	17 V		
HIVOLB Terminal Voltage	5 V (High-Volta		0V (High-Voltage ON)			
SEL Terminal Voltage	0V (High-Voltage mode1)	Open (4.15 V) (High-Voltage mode2)	0 V (High-Voltage mode1)	Open (4.15 V) (High-Voltage mode2)		
Output DC Bias Voltage	4.35	V	5.6 V	8.35 V		
Level Shift Output gain	2 dl	3	4.6 dB	8.3 dB		

If HIVOLB terminal voltage is changed during its operation, Output DC voltage will be also changed shown as above. For reducing these variations, turn the power on after setting the status of the HIVOLB and SEL terminal according to the output gain. The start-up and power off sequence is shown next.



Figure 15. Normal mode(High-Voltage OFF) operation

Figure 16. High-Voltage mode operation (High-Voltage mode1 and mode2 common)

HIVOLB in the figure above is used to select the Output gain. This IC will become active-state by sending data of Select Address 01(hex) on I^2 C-bus after 20msec from that VCCL reaches over 7.0V. High-Voltage Output gain is selected by setting SEL terminal voltage and sending I^2 C-bus data. Therefore, this command must always be sent in the start-up sequence. In addition, "External MUTE" in the figure above is the recommended period that the muting is activated from outside the IC. In addition, the starting sequence of VCCL and VCCH does not have the limit, but please start VCCL earlier to reduce a pop noise.

For HIVOLB terminal, there is countermeasure taken for protection from voltage spikes. But, please take care that the output DC voltage may fluctuate, if the period of voltage spike is over 50nsec.

(8) About relations of power supply voltage and the DC-bias voltage

Output DC-bias voltage is decided by the regulator that is embedded in this IC, DC-bias does not fluctuate up to a constant level even if power supply voltage is lowered. The following graphs show the relationship between DC-bias voltage and power supply voltage.



Figure 17. $V_{\mbox{\scriptsize CCH}}$ vs DC Bias



About advanced switch circuit

[1] Advanced switch technology

1-1. Advanced switch effects

Advanced switch technology is ROHM original technology that can prevent from switching pop noise. If changing the gain setting (for example Fader) immediatery, the audible signal will become discontinuously and pop noise will be occured. This Advanced switch technology will prevent this discontinuous signal by completing the signal waveform and will significantly reduce the noise.



Figure 19. Advanced switch waveform

This Advanced switch circuit will start operating when the data is transmitted from microcontroller. Advanced switch waveform is shown as the figure above. For preventing switching noise, This IC will operate optimally by internal processing after the data is transmitted from microcontroller.

However, sometimes the switching waveform is not like the intended form depends on the transmission timing. Therefore, below is the example of the relationship between the transmission timing and actual switching time. Please consider this relationship for the setting.

1-2. The kind of the Transferring Data

- Data setting that is not corresponded to Advanced switch (<u>(5)Select Address & data</u> Data format without hatching) There is no particular rule about transferring data.
- Data setting that is corresponded to Advanced switch ^(Note1) (<u>(5)Select Address & data</u> Data format with hatching) There is no particular rule about transferring data, but Advanced switch must follow the switching sequence as mentioned in [2] as follows.

(Note1) The blocks that are corresponded Advanced switch are "Input Gain", "Fader" and "Front Mixing ON/OFF" (In detail, please refer to (5) Select Address & data).

[2] Data transmission that is corresponded to Advanced switch

2-1. Switching time of Advanced switch

Switching time includes [Twait(Wait time)], [Tsft($A \rightarrow B$ switching time)] and [Tsft($B \rightarrow A$ switching time)]. 25msec is needed per 1 switching. (Tsoft = Twait + 2 * Tsft, Twait=2.3msec, Tsft=11.2msec)



Figure 20. About Advanced switching time

In the figure above, Start/Stop state is expressed as "A" and temporary state is expressed as "B". The switching sequence of Advanced switch consists of the cycle "A(start) \rightarrow B(temporary) \rightarrow A(stop)". Therefore, switching sequence will not stop at B state.

For example, switching is performed from A(Initial gain) \rightarrow B(set gain) \rightarrow A(set gain) when switching from initial gain to set gain. And switching time (Tsft) of A \rightarrow B or B \rightarrow A are equal.

2-2. Explanation on data transmission's timing and switching operation.

The following examples show the timing chart from data transmission to starting of switching. Definition of example expression : F1=Fader 1ch Front, F2=Fader 2ch Front, R1=Fader 1ch Rear, R2=Fader 2ch Rear

C=Fader Center, S=Fader Subwoofer, MIX=Front Mixing

Transmission example 1 This is an example when transmitting data in same block with "enough interval for data transmission". (enough interval for data transmission : 1.4 x Tsoft * "1.4" includes tolerance margin.)

s	lave select da	ta ack		
I ² C-bus	80 28 80		80 28 FF	
	(F1 0dB)		(F1 –∞dB)	
		Tsoft * 1.4 msec		
		$W A \rightarrow B \qquad B \rightarrow A$		$W A \to B \qquad B \to A$
Advanced Switch tin	ne			
		F1 output	_	ΛΛΛΤΙ
		- AND	_	IVVV VVV

Figure 21. Transmission example 1

Transmission example 2

This is an example when the transmission interval is not enough (smaller than "Transmission example 1").

When the data is transmitted during first switching operation, the second data will be reflected after the first switching operation. In this case, there is no wait time (Twait) before the second switching operation.



Figure 22. Transmission example 2

Transmission example 3

This is an example when transmission interval is smaller than "Transmission example 2"). When the data is transmitted during the first switching operation, and transmission timing is just during $A \rightarrow B$ switching operation, the second data will be reflected at $B \rightarrow A$ switching term in case of Fader.

slav	ve select data ack	
I ² C-bus	80 28 80 80 28 FF	
	(F1 0dB) (F1 −∞dB) \	
Advanced Switch time	$W \qquad A \rightarrow B \qquad B \rightarrow A$	
	F1 output	

Figure 23. Transmission example 3

Please take care as follows when transmitting data to multiple channels.

It is possible that Lch and Rch in same block (Front/Rear/Center, Subwoofer) can be switched at the same timing. For example, if the data transmission is set as the figure below, F1 and F2 can be switched at the same timing. (Data ①is sent for F1 (Lch) and data ②is sent for F2 (Rch).)

Twait (designed to 2.3 msec) is the wait time for starting switching.

Twait may change from 1.2msec (Min.) to 4.6msec (Max.) by considering tolerance margin.



Figure 24. The operation during multi-channels (Lch, Rch) data transmission (smaller than Twait interval).

Next, if data ②is not transmitted during the Twait, the switching operation will be as the figure below.

80 28 ××	80 29 xx		
I ² C-bus			
	← T ₂₋₁ > Twait		
Advanced Switch time	$W \qquad A \rightarrow B \qquad B \rightarrow A$	$A \rightarrow B$	$B \rightarrow A$
Output F1	Initial Initial \rightarrow ①		
Output F2	Initial	Initial $\rightarrow 2$	2

Figure 25. The operation during multiple channels (Lch, Rch) data transmission (larger than Twait interval).

2-3. Multiple blocks data transmission timing and switching operation.

In case the data is transmitted to multiple blocks, the processing is performed internally by BS (Block state) unit. Starting order of Advanced switch is determined by BS unit.



Figure 26. Multi-blocks data transmission timing

There are no timing regulations of I^2 C-bus data transmission. But next switching will start after the end of the current switching. The timing of Advanced switch is depended, not on the order of data transmission, but on the order of the figure below. The blocks in the same group (For example, BS1, BS3) can start switching at the same time.



Figure 27. The turn of Advanced switch start

	ion example 2 that the transmission orc	ler is different with actual switchin	ng order.	
I²C-bus	1 2 3 4 80 xx xx 80 xx xx 2 3 4 3 C -6dB 4 4 8			
	F1 Advanced S	witch R1 Advanced Switch	C Advanced Switch	F1 Advanced Switch ◀►
Advanced Switch time	$W A \to B$	$B \to A \qquad A \to B \qquad B \to A$	$A \to B \qquad B \to A$	$A \to B \qquad B \to A$
- Output F1 -	Initial \checkmark Initial \rightarrow (1)	Ũ		$\left\langle \begin{array}{c} (1) \rightarrow (2) \\ \end{array} \right\rangle \qquad $
Output R1	Initial	$\left< \text{Initial} \to \textcircled{4} \right>$	4	
Output C	Initial		$\left< \text{Initial} \rightarrow \textcircled{3} \right>$	3

Figure 28. In case of the transmission order is different with actual switching order

If the data of Front/Rear/Center setting is transmitted during the switching of Front, Rear and Center switching have priority over Front switching. In order to proceeding the switching starts as the data transmission order, please transmit the next data after the end of current switching.

■ Transmission example 3

If Refresh data that is same as current setting is transmitted, gain switching operation will not start.

The below figure shows the case of transmitting data after Refresh data.

	slave select	data ack			
I ² C-bus	80 28 8	80	80 28 80	80 2A 80	
	(F1 0dB))	(F1 0dB)	(R1 0dB)	
			Refresh Data		
		F1 Advanced Switch	>		R1 Advanced Switch
Advanced Switch t	ime	$W \qquad A \to B \qquad B \to A$			$A \to B \qquad B \to A$

Figure 29. In case of the transmission of Refresh data

Application Example



Notes on wiring

Please connect the decoupling capacitor of a power supply as close as possible to GND.

- ②Lines of GND shall be one-point connected.
- ③Wiring pattern of Digital unit shall be away from that of analog unit and crosstalk shall not be acceptable.
- ④Lines of SCL and SDA of I²C-bus shall not be parallel if possible. The lines shall be shielded, if they are adjacent to each other.
- (5)Lines of analog input shall not be parallel if possible. The lines shall be shielded, if they are adjacent to each other.

I/O Equivalence Circuit

Terminal	Terminal	Terminal		
No	Name	Voltage	Equivalence Circuit	Terminal Description
1	A1	4.15V	VCCL	A terminal for signal input
2	A2			The input impedance is $100k\Omega(Typ)$.
29	INC		k v∳	
30	INS		T I	
31	INR1			
32	INR2		L ξ 100kΩ	
33	INF1			
34	INF2		GND \$\frac{1}{4.15V}	
18	MIN			
3	B1	4.15V		Input terminal
4	B2			Single/Differential mode is selectable.
5	CP1			
6	CN			The input impedance is $250k\Omega(Typ)$.
7	CP2			
8	DP1		l t t t t t t t t t t t t t t t t t t t	
9	DN			
10	DP2			
11	EP1		¥ 250kΩ	
12	EN		GND 4.15V	
13	EP2		Õ-	
14	FP1			
15	FN1			
16	FN2			
17	FP2			
27	IG2	4.15V	VÇCL	Input gain output terminal
28	IG1			
			GND	
35	OUTF2	(1) 4.35V		Fader Output terminal
36	OUTF1	(2) 5.6V		(1) Normal mode : 4.35V(2) High-Voltage mode1 : 5.6V
37	OUTR2	(3) 8.35V		(3) High-Voltage mode2 : 8.35V
38	OUTR1		│	
39	OUTS			
40	OUTC			
			0	

The figures in the pin explanation and input/output Equivalence circuit are reference values, it doesn't guarantee exact values.

Terminal No	Terminal Name	Terminal Voltage	Equivalence Circuit	Terminal Description
20	HIVOLB	5V	VCCL	Output gain control terminal Low(0V supply) : High-Voltage ON High(terminal open) : High-Voltage OFF
21 26	VCCH VCCL	17/11.5/9V 9V		Power supply terminal.
22	SCL	_	VCCL	Terminal for clock input of I ² C-bus communication. Note: When this pin is shorted to next pin(VCCH), it may result in property degradation and destruction of the device.
23	SDA	_	VCCL O U U U U U U U U U U U U U U U U U U	Terminal for data input of I ² C-bus communication.
24	GND	0V		Ground terminal.
25	VREF	4.15V	VCCL 12.5kΩ 4.15V GND	BIAS terminal. Voltage for reference bias of analog signal system. The simple precharge circuit and simple discharge circuit for an external capacitor are built in.
19	SEL	4.15V		High Voltage Output Select terminal Low(0V supply) : High-Voltage mode1 High(terminal open) : High-Voltage mode2

The figures in the pin explanation and input/output Equivalence circuit are reference values, it doesn't guarantee exact values.

Application Information

1) Absolute maximum rating voltage

When voltage is impressed to VCCL/VCCH exceeding absolute maximum rating voltage, circuit current increases rapidly and it may result in property degradation and destruction of a device. When impressed by a VCCL terminal (26pin) especially by surge examination etc., even if it includes an of operation voltage +surge pulse component, be careful not to impress voltage (about 14V) much higher than absolute maximum rating voltage. And, be careful that there is no more than 18V on the VCCH terminal (21pin).

2) About a signal input part

In the signal input terminal, the value of the input coupling capacitor C(F) should be sufficient to match the value of input impedance $R_{IN}(\Omega)$ inside the IC. The first HPF characteristic of CR is as shown below.



Figure 31. Input Equivalence Circuit

3) About output load characteristics

The usages of load for output are below (reference). Please use the load more than 10 k Ω (Typ).



Figure 32. Output load characteristic at V_{CCL}=9V, V_{CCH}=17V(Reference)

4) About HIVOLB terminal(20pin) when power supply is off

Any voltage shall not be supplied to HIVOLB terminal (20pin) when power-supply is off. Please insert a resistor (about 2.2kΩ) to HIVOLB terminal in series, in case voltage is supplied to HIVOLB terminal. (Please refer Application Circuit Diagram.)

5) About signal input terminals

Because the inner impedance of the terminal becomes 100 k Ω or 250 k Ω when the signal input terminal makes a terminal open, the plunge noise from outside sometimes becomes a problem. When there is an unused signal input terminal, design so it is shorted to ground.

6) About changing gain of Input Gain and Fader Volume

When increasing the input gain and fader volume, especially those exceeding 20dB, the switching pop noise sometimes becomes big. In this case, we recommend changing the gain in 1 dB steps, without abruptly changing the gain at once. Also, the pop noise can sometimes be reduced by increasing the advanced switch time.

7) About inter-pin short to VCCH

VCCH terminal(21pin) is assumed at applied high voltage(Max 17.8V) for 5.2V_{RMS}(Max) output. And so, avoid short between VCCH and SCL. When Inter-pin shorts occur, circuit current increases rapidly, and it may result in property degradation and destruction of a device.

Operational Notes

1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.

2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Separate the ground and supply lines of the digital and analog blocks to prevent noise in the ground and supply lines of the digital block from affecting the analog block. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.

4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

5. Thermal Consideration

Should by any chance the maximum junction temperature rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. In case of exceeding this absolute maximum rating, increase the board size and copper area to prevent exceeding the maximum junction temperature rating.

6. Recommended Operating Conditions

These conditions represent a range within which the expected characteristics of the IC can be approximately obtained. The electrical characteristics are guaranteed under the conditions of each parameter.

7. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

8. Operation Under Strong Electromagnetic Field Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.

9. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

Operational Notes – continued

10. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

11. Unused Input Pins

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.

12. Regarding the Input Pin of the IC

This monolithic IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated. P-N junctions are formed at the intersection of the P layers with the N layers of other elements, creating a parasitic diode or transistor. For example (refer to figure below):

When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode. When GND > Pin B, the P-N junction operates as a parasitic transistor.

Parasitic diodes inevitably occur in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions that cause these diodes to operate, such as applying a voltage lower than the GND voltage to an input pin (and thus to the P substrate) should be avoided.



Figure 33. Example of monolithic IC structure

Ordering Information



Marking Diagram







Revision History

Date	Revision	Changes
12.MAY.2016	001	New Release

Notice

Precaution on using ROHM Products

1. If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment ^(Note 1), aircraft/spacecraft, nuclear power controllers, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

JAPAN	USA	EU	CHINA
CLASSI	CLASSⅢ	CLASS II b	CLASSII
CLASSⅣ	CLASSI	CLASSⅢ	CLASSII

2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:

[a] Installation of protection circuits or other protective devices to improve system safety

[b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure

- 3. Our Products are not designed under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
 - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
 - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
 - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl₂, H₂S, NH₃, SO₂, and NO₂
 - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
 - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
 - [f] Sealing or coating our Products with resin or other coating materials
 - [g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
 - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in the range that does not exceed the maximum junction temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- 9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

Precaution for Mounting / Circuit board design

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

Precautions Regarding Application Examples and External Circuits

- 1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- 2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

Precaution for Electrostatic

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

Precaution for Storage / Transportation

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
 - [a] the Products are exposed to sea winds or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
 - [b] the temperature or humidity exceeds those recommended by ROHM
 - [c] the Products are exposed to direct sunshine or condensation
 - [d] the Products are exposed to high Electrostatic
- 2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- 4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

Precaution for Product Label

A two-dimensional barcode printed on ROHM Products label is for ROHM's internal use only.

Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

Precaution for Foreign Exchange and Foreign Trade act

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

Precaution Regarding Intellectual Property Rights

- 1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
- 2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
- 3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

Other Precaution

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- 3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- 4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

General Precaution

- 1. Before you use our Products, you are requested to care fully read this document and fully understand its contents. ROHM shall not be in an y way responsible or liable for failure, malfunction or accident arising from the use of a ny ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this docume nt is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sale s representative.
- 3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate an d/or error-free. ROHM shall not be in an y way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.



BD37069FV-M - Web Page

Part Number	BD37069FV-M
Package	SSOP-B40
Unit Quantity	2000
Minimum Package Quantity	2000
Packing Type	Taping
Constitution Materials List	inquiry
RoHS	Yes